12 Hardware Design And Verification jobs in Singapore.

Hiring now: Sr Analog Mixedsignal Ic @ Astera Lab, Design Verification Mgr @ Omnivision, Eng Mgr Hardware @ Rapsodo, Soc Rtl Design Engr @ Google, Sr Isp Rtl Design Mgr @ Omnivision, Principal Rdprod Developm @ Te Connect.Explore more at jobswithgpt.com.

🔥 Skills

CMOS (3) UVM (3) SystemVerilog (3) EMIR (2) design verification (2) C/C++ (2) EDA tools (2) video processing (2) Analog IC Design (2) Mixed-Signal Circuits (2)

đź“Ť Locations

Singapore (12)
🔍 Go to full job search

Astera Labs

Senior Analog Mixed-Signal IC Layout Engineer Singapore
Skills & Focus: Analog IC, Mixed-Signal, Layout Engineering, CMOS, High-speed, finFET technology, EMIR, Antenna DRC, SKILL, TCL
About the Company: Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectiv…
Experience: 2+ years of experience developing layout for highspeed analog IC designs in finFET technology

Omnivision

Design Verification Manager Singapore
Skills & Focus: design verification, UVM, C/C++, test plan development, ASIC verification, EDA tools, IP block integration, system-level verification, team leader, video processing
Experience: 10 years

Astera Labs

Senior Analog Mixed-Signal Design Engineer Singapore
Skills & Focus: Analog IC Design, Mixed-Signal Circuits, CMOS, ADC, PLL, Clocking Blocks, High-Speed Data Transmission, Debugging, Electrical Engineering, RFIC Design
About the Company: Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.
Experience: 2+ years of experience supporting or developing complex analog IC designs.

Omnivision

Design Verification Manager Singapore
Skills & Focus: Design Verification, Verification Methodologies, UVM, C/C++ Co-Simulation, Test Plan Development, System Emulation, Mixed-Mode Simulation, Formal Verification, SoC Design Principles, EDA Tools
Experience: 10 years
(Sr./Staff) ISP RTL Design Engineer Singapore
Skills & Focus: ISP Algorithm, HW, Verilog, SystemVerilog, SystemC, ISP HW Architecture, gate count, power estimation, Digital Design, image signal processing
Experience: 3+ years of Digital Design and verification related experience

Rapsodo

Engineering Manager - Hardware Singapore
Skills & Focus: hardware engineering, embedded systems, AI, high-performance systems, PCB layout, testing, debugging, CPU design, FPGA, product development
About the Company: At Rapsodo, we’re redefining sports performance through cutting-edge hardware and AI-powered insights. As a global leader in sports vision technology, our prod…
Experience: 8+ years
Benefits: Work on cutting-edge technology that integrates AI, sensor fusion, and high-performance embedded computing; Be part of …

Astera Labs

Principal Analog Mixed-Signal Design Engineer Singapore
Skills & Focus: Analog IC Design, Mixed-Signal Circuits, CMOS, PLL, ADC, High-Speed Data, RFIC, Debugging, Chip Bring-Up, Circuit Design
About the Company: Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectiv…
Experience: 8+ years of experience supporting or developing complex analog IC designs.

Omnivision

Sr./Staff Design Verification Engineer Singapore
Skills & Focus: design verification, UVM, C/C++, co-simulation, system emulation, mixed-mode simulation, formal verification, video processing, video analytics, programming
Experience: 8 years of relevant experience, but open to fresh graduates

Google

SoC RTL Design Engineer Singapore
Skills & Focus: RTL coding, SystemVerilog, ASIC design, PCIe design, EDA tools, Digital design fundamentals, Scripting languages, Design validation, Cross-functional teams, Microarchitecture specifications
About the Company: Google is a global technology company specializing in internet-related services and products, including online advertising technologies, a search engine, cloud…
Experience: 3 years with RTL coding, 5 years in ASIC design
Salary: $132,000-$189,000
Type: Full-time
Benefits: Bonus, equity, benefits package

Astera Labs

Principal Analog Mixed-Signal IC Layout Engineer Singapore
Skills & Focus: analog mixed-signal, IC layout, CMOS products, layout extraction, high-speed circuits, EMIR, antenna DRC, layout parasitic, SKILL scripts, TCL scripts
About the Company: Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.
Experience: 5+ years of experience developing layout for high-speed analog IC designs in finFET technology

Omnivision

(Sr.) ISP RTL Design Manager Singapore
Skills & Focus: ISP Algorithm, Verilog, SystemVerilog, SystemC, HW Architecture, Logic Verification, Design Optimization, CMOS Image Sensor, Image Signal Processing, Team Leadership
Experience: 7+ years of Digital Design and verification related experience, 3+ years project management / people management experience

Te Connectivity

Principal R&D/Product Development Engineer Singapore
Skills & Focus: signal integrity, simulation, validation, electrical design, PCB design, high-speed standards, product development, mentor, interconnect design, telecommunication systems
Experience: Minimum of 10 years of relevant work experience in electrical Design, RF design or PCB design