8 Hardware Design And Verification jobs in Osaka.

Hiring now: Cad Engr On Physical Veri @ Tsmc Desig, Standard Cell Design Engr @ Tsmc Desig, Analog Engr Sr Staff Engr @ Omnivision.Explore more at jobswithgpt.com.

🔥 Skills

standard cell circuit (2) circuit optimization (2) IoT application (2) CAD tools (2) Hspice (2) Spectre (2) System Architecture (2) array readout circuit (2) analog circuits (2) CMOS Image Sensor (2)

📍 Locations

Osaka (4) Kyoto (4)
🔍 Go to full job search

Tsmc Design Tech. Japan, Inc.

CAD Engineer on Physical Verification Osaka
Skills & Focus: CAD, Physical Verification, Calibre, ICV, PDK, DRC, LVS, Automation, Design Development, Technical Support
Experience: Under graduate or above in EE or CE
Standard Cell Design Engineer Osaka
Skills & Focus: standard cell circuit, schematic design, CMOS technologies, circuit optimization, IoT application, layout engineer, CAD tools, Virtuoso, Hspice, Spectre

Tsmc Design Tech. Japan, Inc. (Tdj)

Standard Cell Design Engineer Osaka
Skills & Focus: standard cell circuit, CMOS, circuit optimization, deep-submicron, Hspice, Spectre, IoT application, CAD tools, custom design, Japanese
Experience: Demonstrable work experience in a similar circuit design role.

Tsmc Design Tech. Japan, Inc.

APR/Physical Design Engineer Osaka
Skills & Focus: Chip/Block level floorplan, Clock tree synthesis, Place & Route, RC extraction, STA, timing closure, IR/EM analysis, DRC/LVS/ERC analysis, Tape-out sign off, APR Flow development
Experience: Experienced in digital design/design flow/APR chip implementation related field.

Omnivision

Analog engineer: Senior staff engineer / Staff engineer Kyoto
Skills & Focus: System Architecture, array readout circuit, digital, layout, process, evaluation engineers, analog circuits, R&D, CMOS Image Sensor, project leader
Experience: 5+ years experience with Analog design and verification
Senior Staff / Senior Algorithm Engineer Kyoto
Skills & Focus: image sensor, camera system, C/C++ programming, Python, Matlab, image signal processing, color technology, RTL design, verification, HLS
Experience: 5 years
ISP Design Engineer Kyoto
Skills & Focus: ISP Algorithm, Verilog, SystemVerilog, SystemC, ISP HW Architecture, Digital Design, Camera Image Signal Processing, C/C++ programming, Technical Leader, High Level Synthesis
Experience: 7+ years experience with Digital Design and verification