9 Hardware Design And Verification jobs in Dublin.

Hiring now: Sr Serdes Ip Applications @ Synopsys, Soc Rtl Design Engr @ Google, Staff Analogrf Design Eng @ Qorvo.Explore more at jobswithgpt.com.

🔥 Skills

UVM (3) SystemVerilog (3) ASIC (2) PCIe (2) integration (2) Verification (2) VHDL (2) Verilog (2) timing analysis (2) design verification (2)

đź“Ť Locations

Dublin (9)
🔍 Go to full job search

Synopsys

Senior Serdes IP Applications Engineer Dublin
Skills & Focus: IP, ASIC, SoC, design, implementation, MSIP, SerDes, PCIe, integration, silicon bring-up
About the Company: We drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to lear…
Experience: 5+ years of industry related direct experience in IP/ASIC/SoC design or implementation.
Type: Employee
Benefits: Comprehensive medical and healthcare plans, ETO and FTO programs, maternity and paternity leave, retirement plans, comp…
ASIC Digital Design Engineer Dublin
Skills & Focus: ASIC, Digital Design, Verification, RTL Coding, PCIe, CXL, UVM, VHDL, Verilog, Scripting
About the Company: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving…
Type: Employee
Benefits: Comprehensive medical and healthcare plans, ETO and FTO Programs, maternity and paternity leave, ESPP, retirement plans…
R&D Engineering, Senior Director (Verification lead for PCIe Express controller) Dublin
Skills & Focus: Verification, PCI Express, Digital Controllers, R&D, Leadership, Team Management, Project Management, UVM Methodologies, Collaboration, Innovation
About the Company: Synopsys is a leader in semiconductors and digital design, offering innovative solutions.
Type: Employee
Benefits: Comprehensive range of health, wellness, and financial benefits.

Google

SoC RTL Design Engineer Dublin
Skills & Focus: RTL coding, SystemVerilog, ASIC design, PCIe design, EDA tools, Digital design fundamentals, Scripting languages, Design validation, Cross-functional teams, Microarchitecture specifications
About the Company: Google is a global technology company specializing in internet-related services and products, including online advertising technologies, a search engine, cloud…
Experience: 3 years with RTL coding, 5 years in ASIC design
Salary: $132,000-$189,000
Type: Full-time
Benefits: Bonus, equity, benefits package
Physical Design and Timing Signoff Methodology, Silicon Dublin
Skills & Focus: timing analysis, physical design, scripting languages, automation, design parameters, QoR metrics, parasitic extraction, methodologies, PPA, yield
About the Company: Google's mission is to organize the world's information and make it universally accessible and useful.
Experience: 2 years of experience in timing analysis and physical design.
Silicon Design Verification Engineer, TPU, Google Cloud Dublin
Skills & Focus: Silicon Design, Verification Engineer, TPU, SystemVerilog, UVM, AI/ML, architecture, verification methodology, digital designs, design verification
About the Company: Google is a global company committed to building a workforce representative of the users we serve. We create a culture of belonging and provide equal employmen…
Experience: 4 years of experience with verification methodology such as Universal verification methodology (UVM), and 2 years of experience in the verification of IP designs.
Type: Full-time

Qorvo

Staff Analog/RF Design Engineer Dublin
Skills & Focus: Analog, RF, Design Engineer, UWB products, High frequency RF designs, Cadence Virtuoso, Analog/mixed-signal circuits, Design For Test (DFT), Verification techniques, Mentor junior employees
About the Company: Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level…
Experience: 10+ years relevant industrial experience required.
Type: Full-Time